Abstract:-This paper presents a new variable frequency multimodal control strategy for loss-limited full bridge dc-dc converters. This controller extends converter operating region and lowers magnetic component core loss. Steady state and dynamic analyses of the converter operation in the various modes are presented.
I. INTRODUCTION Realization of high power (>100 kW) isolated dc-dc converters is a challenging task requiring numerous trade-offs that involve topology selection, device utilization and magnetics design. Recently, a loss-limited switching dc-dc converter employing one resonant soft switching pole and one phase-shifted hard switching pole was demonstrated to be an effective means of realizing the same [1] . Production units of this converter that provide 750V at 180A (135kW) have been used to feed 18 isolated dc buses for a cascaded multilevel inverter based motor drive system [2] . This drive operates from a dc input of 900V. A photograph of one of these converters is shown in Figure 1 . An interesting feature of the dc-dc converter feeding a cascaded multilevel inverter is wide variation in the power throughput due to single phase loading posed to each of the dc buses [3] .
It is common to employ a traditional fixed frequency current mode control for regulating the output of full bridge isolated dc-dc converters. However, in loss-limited switching converters, this would unduly limit the operating range. Reducing the switching frequency can be used to extend the operating range with traditional current mode control at the expense of a significant increase in core loss in the magnetic elements. At heavy loads, as the copper losses increase, higher core losses leads to higher total thermal stress in the magnetic elements.
In order to address these issues, a new multimodal control strategy that increases the operating range without seriously expending the thermal budget is presented in this paper. At heavy load current levels, the controller behaves like a traditional fixed frequency controller at 25 kHz. At light loads a constant off-time control that reduces the operating frequency, while maintaining loss-limited switching is adopted [4] . When the operating frequency drops to 20 kHz, it is not allowed to drop any further to prevent transformer core saturation. In this mode, the controller maintains balanced flux in the transformer, while providing the maximum possible voltage. The converter control transition between these modes takes place in a seamless manner. Thus, by using multimodal control, a balance is obtained between the core and copper losses in the magnetic components of the converter by minimizing the core loss at rated load levels. Converter power topology and operation is discussed in Section II. Section III presents a simplified high frequency steady state analysis describing various switching modes of operation. A low frequency dynamic model of the converter operation is developed in Section IV. The low frequency dynamic model is used to solve for the static operating conditions in Section V, demonstrating the wide operating region using the multimodal control. Outer voltage loop controller design aspects are illustrated in Section VI along with the simulation results verifying the analysis. The concluding section contains a summary of the concepts presented in the paper.
II. CONVERTER OPERATION Power device switching losses, loss of throughput due to transformer leakage and diode reverse recovery losses represent the major impediments to realization of high frequency, high power dc-dc converters. The loss limited dcdc converter topology uses low leakage coaxial wound transformers along with a novel primary commutation scheme that limits the switching loss, a split secondary that permits the use of lower voltage diodes and an energy recovery clamp for diode recovery [1] . The converter topology is shown in Figure 2 . Major parameters of the power circuit elements are shown in Table 1 . The power throughput of the converter is controlled by phase shifting the drive waveforms of the master leg (Q1, Q2 pair) with respect to the drive waveforms of the slave leg (Q3, Q4 pair) of the primary H-bridge. The master or lagging leg transitions the transformer primary from an actively driven state to zero state. Resonant capacitors C r1 , C r2 are added across these lagging leg devices Q1, Q2 to limit dv/dt and switching loss during this transition. This leg obtains its commutation energy from the reflected load current flowing through the large output filter inductances (L f1 , L f2 ). To effect commutation at no load, an additional commutation inductor L co is connected from the master pole back to the midpoint of the DC bus. If successful commutation of the resonant capacitors is achieved, the turn-on loss is negligible for Q1, Q2, as the devices are turned on with their anti-parallel diodes conducting. To enable commutation of the slave or leading leg, which transitions the transformer primary from a zero state to an actively driven state, the energy stored in the small leakage inductance of the transformer is typically insufficient. Hence, any added resonant capacitance on the slave leg to limit switching losses cannot be successfully commutated in a lossless manner. However if these leading leg devices Q3, Q4 are hard switched, the turn-off loss is limited to the energy stored in the (small) leakage inductance of the transformer. The turn on loss of Q3, Q4 is lowered also as the leakage inductance limits the turn-on di/dt.
Isolation is provided by two coaxial transformers connected in a parallel primary, series secondary arrangement. Two full wave rectifier bridges D1-D4 and D5-D8 rectify the secondary voltage and inductors L f1 , L f2 and capacitors C f1 , C f2 serve as the output filter. The clamp arrangement consists of clamp diodes D9, D10 and clamp capacitor C cl . When the primary voltage is zero, all diodes in the secondary side bridges are on and the load current freewheels. When a device on the leading leg Q3 (Q4) turns on, diodes D1, D4, D5, D8 (D2, D3, D6, D7) are commutated off. The reverse recovery current associated with this flows in the leakage inductance of the transformer. When the outgoing diodes in each bridge snap off, the trapped energy results in an increased voltage across the bridges. Clamp diodes D10 and D9 conduct as soon as this increased bridge voltages exceed the output voltage, transferring the recovery energy to clamp capacitor C cl , and eventually to the output.
If the converter is operated with output voltage less than half the input voltage, the clamp diodes D9, D10 bypass the filter inductors L f1 , L f2 . In this mode the output current di/dt, which is limited only by the small transformer leakage inductance, is excessively large. Thus, the converter cannot be operated with an effective duty ratio less than 50%. However, this does not pose an undue limitation because the converter is designed to operate at a nominal effective duty ratio of 80%. At startup, charging of the output bus is accomplished at no load by using a half bridge mode where only the slave devices Q3, Q4 are switched. The output current di/dt in this mode is limited by L co and the output bus can be charged to half the input bus voltage, allowing normal operation can commence thereafter. As the clamp circuit is a loss control mechanism for reverse recovery energy and does not affect the operation at rated output voltage it can be replaced by an idealized bridge for control analysis.
The commutation inductor L co provides assistance at startup as well as providing commutation energy to the master leg Q1, Q2 at very light loads. As the closed loop analysis presented in this paper primarily focuses on operation at significant load levels, the contribution of the commutation inductor can be ignored in the analysis. Thus, the analysis of circuit operation from the point of view of power transfer, dynamic model and controller development is performed using the simplified model shown in Consider the converter in Figure 3 to be initially in the zero state, with both slave leg devices Q3, Q4 open, the master device Q1 closed and the primary current at zero. The converter operation can be divided into the following modes: Mode 1: (0 < t < t Ls ) At time 0, the slave device Q3 is closed, applying V i across the primary winding of the transformer. The primary current (i p ) increases until it becomes equal to the filter inductor current i LF . During this period, v B is clamped to zero by the freewheeling secondary rectifiers. The equations governing primary voltage v P , primary current i P and bridge output voltage v B are:
This mode ends at t Ls where,
With nominal values from Table 1 , the time interval t Ls is seen to be negligibly small (~100ns). Mode 2: (t Ls < t < t Ls + t ON ) During this interval, the converter is in its power stroke, and the primary current is identical to the filter inductor current.
The filter inductor current ramps up by the following equation:
Mode 2 ends at t = t ON + t Ls , when the filter current reaches its peak value i LFPK , and the master leg device Q1 is turned off. Mode 3: (t Ls + t ON < t < t Ls + t ON + t R ) When Q1 is turned off, capacitor C r1 and C r2 are charged and discharged to V i and 0 respectively by filter current i LF . The governing equations are:
This mode ends at t = t Ls + t ON + t R when the primary voltage goes to zero and the anti parallel diode in Q2 starts conducting, at which time device Q2 is turned on. The period t R is given by
Mode 4: (t Ls + t ON + t R < t < t Ls + t ON + t R + t Z ) This is the zero state interval when Q2 and Q3 are on. The load current freewheels in the secondary diodes, while the leakage current freewheels in the primary. The governing equations are:
This mode ends at t = t Ls + t ON + t R + t Z where t Z is either determined by the controller action or fixed. Mode 5: (t Ls + t ON + t R + t Z < t < t Ls + t ON + t R + t Z + t SC1 ) The slave device Q3 is turned off with di/dt of k Q . While current is still present in the device Q3, the primary current and voltage are given by:
where ( )
where,
. This mode terminates when the primary voltage reaches zero at t SC2 = π / (2ω), which for given system parameters is ~78ns. Mode 7: (t Ls + t ON + t R + t Z + t sn < t < t Ls + t ON + t R + t Z + t sn + t D ) Both slave devices are off, while the master device Q2 is on. The equations governing this condition are:
Mode 7 is a zero state, representing the completion of one half cycle. This mode ends when slave device Q4 is turned on and a complementary negative half cycle is initiated, with identical modes. The slave leg dead time, t D (between turn off of Q3 and turn on of Q4) is 2µs, which is the total allowable time for Modes 5, 6 and 7. Thus t D is less than 2µs. Transformer primary voltage waveform obtained from the prototype converter is shown in Figure 4a . Typical waveforms obtained using a piecewise modal analysis are shown in Figure 4b . The correlation between the theoretical waveforms and the prototype may be observed to be excellent. Examining the waveform of v P and i P under Modes 5 and 6, it may be observed that the primary voltage shows a narrow and small blip during this period. As the width of this blip is 300ns and the voltage never exceeds about 400V, the volt-seconds contribution due to these modes are very small, and may be ignored. Similarly, Modes 1 and 7 can also be lumped into Modes 2 and 4 respectively. By eliminating these modes, non-idealities in the slave leg switching are ignored.
Also, the bridge voltage v B , is essentially equal to the rectified value of the primary voltage v P . The bridge voltage and the filter inductor current waveform under these simplifying assumptions are illustrated in the last two waveforms of Figure 4b . The system equivalent circuit can now be reduced to a source v B , driving the output filter as illustrated in Fig 5 . In peak current control mode, the controller generates a peak current command i PK that is compared with the inductor current to determine switching instants. For stability, a compensating ramp m c is subtracted from i PK for the stability of the current mode controller [6] . From this control action we obtain,
From Mode 2 equations and boundary conditions,
From Mode 3 equations and boundary conditions,
( 1 6 ) Also, the following equations can be written for each cycle.
Equations (14-18) can be solved first with a fixed time period T for the time variables t Z , t R , t ON 
This control mode corresponds to fixed frequency, variable off time operation.
Alternatively, the equations can be solved with a fixed time period t Z , and another set of functions can be derived.
This control mode corresponds to variable frequency, fixed off time operation.
V. STATIC ANALYSIS The static equations can be obtained by setting the left hand side of equations (12) and (13) 
Knowing that the rated value of V CF is known to be 750, these seven equations can be solved for dc quantities V B , I LF , I PK , I LFPK , and time variables t Z , t R , t ON with fixed known T to obtain steady state values for the constant frequency mode. Similarly, if t Z is assumed to be fixed and known, the other time variables t R , t ON , T can be obtained for the constant off time mode. These solutions obtained for both modes are checked against the following limits.
The lower limit in t Z ensures adequate time for lossless commutation; upper limit on T ensures that the transformer peak flux is below the saturation level and the lower limit on T ensures that the power device switching losses are below the design value. At heavy load conditions, only the solution obtained for the constant frequency mode satisfies (21-23) and the solution for the constant off time mode is discarded as it violates (22). This holds true until the load is reduced to about 60%, when the constant frequency solution violates (23) and hence discarded. However, at this load, the constant off time mode solution satisfies (21-23). This solution can be used for loads reduced down to about 30%, when (21) is violated.
The converter controller is encoded into a high speed state machine, which seamlessly transitions from fixed frequency control at heavy loads to constant off time for lighter loads. When the load current is reduced further, the converter operates in a constant off time, constant frequency open loop mode. The static solutions for this open loop case can be obtained by solving (19-20), assuming both T, t Z fixed but with V CF unknown. Figure 6 shows the sectioning of the time period into the various components t ON , t Z and t R for different values of load currents and the three distinct operating modes can be identified. Figure 7a shows the extension of the operating region of the converter achieved due to the multi-modal control method when compared with a fixed frequency current mode controller at 25kHz. A fixed frequency current mode controller would have to operate at 20kHz in order to realize this operating region. However, operating at such lower frequencies over the entire range would result in larger magnetic component losses at heavy loads. Figure 7b illustrates the variation of total core and copper losses with the proposed multimode control scheme operating between 20 and 25 kHz in comparison with fixed frequency current mode control operating at 20 kHz and the benefits realized due to multi modal control. and computing the Jacobian of the system described in (12-18), the state space description of the small signal behavior [7] of the system can be obtained for both control modes as follows: The control to output transfer functions can be evaluated at the steady state operating points under the various modes of control. These are shown in Figure 8 for following two steady state operating points corresponding to the two different control modes.
The block diagram of the outer loop voltage regulator is illustrated in Figure 9 . As the converter was designed to reject single phase loading up to 72Hz, it was desirable to extend the loop gain cross over up to a few hundred Hz. The voltage regulator also was required to have infinite gain at dc and reject the switching frequency harmonics. These goals were achieved by using a PI regulator with a high frequency roll off whose transfer function is given by:
where ω z = 2.π.72, ω p = 2.π.2700
The gain K p was chosen to extend the unity gain bandwidth while maintaining a stable phase margin of about 60 degrees. The combined loop gains including the regulator for the two operating points illustrated in Figure 8 are shown in Figure 10 . Several units of the converter power circuit incorporating the controller developed herein have been produced and incorporated for feeding power to multilevel, cascaded H-Bridge inverters. Extensive tests at various power levels have been conducted have confirmed stable and acceptable operation. Furthermore, a detailed simulation of the converter was also performed using SABER™ computer software. The model included IGBT device models for switching devices and a complete model for the transformer. The waveforms of the response of the voltage regulator for a step change in load are shown in Figure 11 , for the constant frequency control mode, near rated operating point. The traces indicate stable operation of the controller with a settling time of the output voltage to be about 15ms. VIII. CONCLUSIONS A new multi-modal control scheme that extends operating region while maintaining reduced magnetic component losses has been developed and implemented for the loss-limited full bridge dc-dc converter. The paper has presented a detailed modal analysis describing the operation of the converter. The analytical results from the modal analysis have been approximated using numerical justifications to develop a simplified dynamic model. The simplified dynamic model has been used to develop multimodal control techniques and small signal control transfer functions. The small signal transfer functions have been used to design a voltage regulator that is stable under all modes of operation. The operation of the controller and the converter operation have been verified in production units. Converter simulation waveforms have been used to illustrate the dynamic response of the system under step changes in load.
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